AT93C86A

Atmel

3-wire Automotive Temperature Serial EEPROM 16K (2,048 x 8 or 1,024 x 16)

DATASHEET

Features

- Medium-voltage and Standard-voltage Operation
 2.7 (V_{CC} = 2.7V to 5.5V)
- Automotive Temperature Range -40°C to +125°C
- User Selectable Internal Organization
 - 16K: 2,048 x 8 or 1,024 x 16
- 3-wire Serial Interface
- Sequential Read Operation
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- 2MHz Clock Rate (5V) Compatibility
- Self-timed Write Cycle (10ms max)
- High Reliability
 - Endurance: 1,000,000 Write Cycles
 - Data Retention: 100 Years
- Lead-Free/Halogen-Free Devices Available
- 8-lead JEDEC SOIC and 8-lead TSSOP Packages

Description

The AT93C86A provides 16,384 bits of Serial Electrically Erasable Programmable Read-Only Memory (EEPROM), organized as 1,024 words of 16 bits each when the ORG pin is connected to V_{CC} and 2,048 words of 8 bits each when it is tied to ground. The device is optimized for use in many automotive applications where low-power and low-voltage operations are essential. The AT93C86A is available in space saving 8-lead JEDEC SOIC and 8-lead TSSOP packages.

The AT93C86A is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The write cycle is completely self-timed and no separate erase cycle is required before Write. The write cycle is only enabled when the part is in the Erase/Write Enable state. When CS is brought "high" following the initiation of a write cycle, the DO pin outputs the Ready/Busy status of the part. The AT93C86A is available in a 2.7V to 5.5V version.

1. Pin Configuration and Pinouts

Pin Name	Function
CS	Chip Select
DC	Don't Connect
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
ORG	Internal Organization
SK	Serial Data Clock
VCC	Power Supply

Table 1-1.	Pin Configurations
------------	--------------------



2. Absolute Maximum Ratings*

Operating Temperature –55°C to +125°C
Storage Temperature
Voltage on any Pin with Respect to Ground
Maximum Operating Voltage 6.25V
DC Output Current

*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



3. Block Diagram





Note: When the ORG pin is connected to V_{CC} , the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1M Ω pull-up, then the x16 organization is selected.



4. Memory Organization

4.1 Pin Capacitance

Table 4-1.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0V$ (unless otherwise noted).

Symbol	Test Conditions	Мах	Units	Conditions
C _{OUT}	Output Capacitance (DO)	5	pF	V _{OUT} = 0V
C _{IN}	Input Capacitance (CS, SK, DI)	5	pF	V _{IN} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

4.2 DC Characteristics

Table 4-2. DC Characteristics

Applicable over recommended operating range from: $T_A = -40^{\circ}C$ to +125°C, $V_{CC} = +2.7V$ to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V _{CC1}	Supply Voltage			2.7		5.5	V
V _{CC2}	Supply Voltage			4.5		5.5	V
I	Supply Current	V _{CC} = 5.0V	READ at 1.0MHz		0.5	2.0	mA
I _{CC}	Supply Current	V _{CC} – 5.0V	WRITE at 1.0MHz		0.5	2.0	mA
I _{SB1}	Standby Current	V _{CC} = 2.7V CS = 0V			6.0	10.0	μA
I _{SB2}	Standby Current	V _{CC} = 5.0V	CS = 0V		10.0	15.0	μA
I	Input Leakage	V_{IN} = 0V to V_{CC}			0.1	3.0	μA
I _{OL}	Output Leakage	V_{IN} = 0V to V_{CC}			0.1	3.0	μA
V _{IL1} ⁽¹⁾	Input Low Voltage	27/////////////////////////////////////		0.6		0.8	V
V _{IH1} ⁽¹⁾	Input High Voltage	$2.7V \leq V_{CC} \leq 5.5V$		2.0		V _{CC} + 1	V
V _{OL1}	Output Low Voltage	$2.7V \le V_{CC} \le 5.5V$	I _{OL} = 2.1mA			0.4	V
V _{OH1}	Output High Voltage	$2.1 \text{ V} \geq \text{V}_{CC} \geq 5.3 \text{ V}$	I _{OH} = -0.4mA	2.4			V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.



4.3 AC Characteristics

Table 4-3. AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = As$ Specified, CL = 1 TTL Gate and 100pF (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Мах	Units
f	SK Clock Frequency	$4.5V \le V_{CC} \le 5.$	5V	0		2	MHz
f _{SK}	SK Clock Frequency	$2.7V \leq V_{CC} \ \leq 5.5V$		0		1	MHZ
+		$4.5V \le V_{CC} \le 5.5V$		250			
t _{SKH}	SK High Time	$2.7V \le V_{CC} \le 5.$	5V	250			ns
+	SK Low Time	$4.5V \le V_{CC} \le 5.$	5V	250			20
t _{SKL}	SK Low Time	$2.7V \le V_{CC} \le 5.$	5V	250			ns
+	Minimum CS	$4.5V \le V_{CC} \le 5.$	5V	250			
t _{cs}	Low Time	$2.7V \le V_{CC} \le 5.$	5V	250			ns
+	CS Sotup Time	Relative to SK	$4.5V \leq V_{CC} \ \leq 5.5V$	50			22
t _{CSS}	CS Setup Time	Relative to SR	$2.7V \leq V_{CC} \ \leq 5.5V$	50			ns
+	DI Sotun Timo	Relative to SK	$4.5V \leq V_{CC} \ \leq 5.5V$	100			20
t _{DIS}	DI Setup Time	Relative to SK	$2.7V \leq V_{CC} \ \leq 5.5V$	100			ns
t _{CSH}	CS Hold Time	Relative to SK		0			ns
+	DI Hold Time	Relative to SK	$4.5V \le V_{CC} \ \le 5.5V$	100			ns
t _{DIH}		Relative to SR	$2.7V \leq V_{CC} \ \leq 5.5V$	100			115
+	Output Delay to '1'	AC Test	$4.5V \leq V_{CC} \ \leq 5.5V$			250	ns
t _{PD1}		AC lest	$2.7V \leq V_{CC} \ \leq 5.5V$			500	115
+	Output Delay to '0'	AC Test	$4.5V \leq V_{CC} \ \leq 5.5V$			250	200
t _{PD0}	Output Delay to 0	AC lest	$2.7V \leq V_{CC} \ \leq 5.5V$			500	ns
+	CS to Status Valid	AC Test	$4.5V \leq V_{CC} \ \leq 5.5V$			250	20
t _{SV}		AU IESI	$2.7V \leq V_{CC} \ \leq 5.5V$			250	ns
t	CS to DO in	AC Test	$4.5V \leq V_{CC} \ \leq 5.5V$			100	
t _{DF}	High-impedance	CS = V _{IL}	$2.7V \leq V_{CC} \ \leq 5.5V$			150	ns
t _{WP}	Write Cycle Time		$2.7V \leq V_{CC} \ \leq 5.5V$	0.1	4	10	ms
Endurance ⁽¹⁾	5.0V, 25°C			1,000,000			Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

5. Instruction Set for the AT93C86A

			Addr	ess	Da	ita	
Instruction	SB	Opcode	x8	x16	x8	x16	Comments
READ	1	10	A ₁₀ – A ₀	$A_{9} - A_{0}$			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXXXXXXX	11XXXXXXXXX			Write enable must precede all programming modes.
ERASE	1	11	$A_{10} - A_0$	$A_9 - A_0$			Erases memory location $A_n - A_0$.
WRITE	1	01	A ₁₀ – A ₀	$A_{9} - A_{0}$	D ₇ – D ₀	D ₁₅ – D ₀	Writes memory location $A_n - A_0$.
ERAL	1	00	10XXXXXXXXXX	10XXXXXXXXX			Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V.
WRAL	1	00	01XXXXXXXXX	01XXXXXXXX	D ₇ – D ₀	D ₁₅ -D ₀	Writes all memory locations. Valid when V_{CC} = 4.5V to 5.5V and Disable Register cleared.
EWDS	1	00	00XXXXXXXXX	00XXXXXXXX			Disables all programming instructions.

Table 5-1. Instruction Set for the AT93C86A



6. Functional Description

The AT93C86A is accessed via a simple and versatile 3-wire serial communication interface. The device operation is controlled by seven instructions issued by the host processor. *A valid instruction starts with a rising edge of CS* and consists of a Start Bit (Logic 1) followed by the appropriate Opcode and the desired memory address location.

READ: The READ instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the Serial Output (DO) pin. Output data changes are synchronized with the rising edges of Serial Clock (SK). The AT93C86A supports sequential Read operations. The device will automatically increment the internal address pointer and clock out the next memory location as long as CS is held high. In this case, the dummy bit (Logic 0) will not be clocked out between memory locations, thus allowing for a continuous stream of data to be read.

Note: A dummy bit (Logic 0) precedes the 8- or 16-bit data output string.



Figure 6-1. READ Timing

ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An EWEN instruction must be executed first before any programming instructions can be carried out.

Note: Once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.



Figure 6-2. EWEN Timing

ERASE: The ERASE instruction programs all bits in the specified memory location to the Logic 1 state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). A Logic 1 at DO pin indicates the selected memory location has been erased, and the part is ready for another instruction.





WRITE: The WRITE instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle t_{WP} starts after the last bit of data is received at Serial Data Input (DI) pin. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). A Logic 0 at DO indicates that the programming is still in progress. A Logic 1 indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle t_{WP} .



Figure 6-4. WRITE Timing

Atmel

ERASE ALL (ERAL): The ERAL instruction programs every bit in the memory array to the Logic 1 state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). The ERAL instruction is valid only at V_{CC} = 5.0V ± 10%.

t_{cs}

Check Status

-t_{sv}

Busy

twp

Standby

<− t_{DH}

Ready

High-impedance



0

0

0



SK

DI

DO

High-impedance

WRITE ALL (WRAL): The WRAL instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.





Note: 1. Valid only at V_{CC} = 4.5V to 5.5V.

Note: 1. Valid only at V_{CC} = 4.5V to 5.5V.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturbance, the EWDS instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.







7. Timing Diagrams





Note: 1. This is the minimum SK period.

 Table 7-1.
 Organization Key for Timing Diagrams

	AT93C86A (16K)			
I/O	x8	x16		
A _N	A ₁₀	A ₉		
D _N	D ₇	D ₁₅		

7.1 Power Recommendation

The device internal POR (Power-On Reset) threshold is just below the minimum device operating voltage. Power shall rise monotonically from 0.0Vdc to full V_{CC} in less than 1ms. Hold at full V_{CC} for at least 100µs before the first operation. Power shall drop from full V_{CC} to 0.0Vdc in less than 1ms. Power dropping to a non-zero level and then slowly going to zero is *not* recommended. Power shall remain off (0.0Vdc) for 0.5s minimum. Please consult Atmel if your power conditions do not meet the above recommendations.

8. Ordering Information

8.1 Ordering Code Detail



8.2 Atmel Ordering Code Information

	Lead		Delivery Information		Delivery Information	
Atmel Ordering Code	Finish	Package	Voltage	Form	Quantity	Operation Range
AT93C86A-10SQ-2.7-T	Lead-free	8S1	2.7V to 5.5V	Tape and Reel	4,000 per Reel	Automotive Temperature
AT93C86A-10TQ-2.7	Halogen-free	8X	2.7 0 10 5.5 0	Bulk (Tubes)	100 per Tube	(-40°C to 125°C)

	Package Type
8S1	8-lead, 0.150" wide body, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead, 4.4mm body, Plastic Thin Shrink Small Outline Package (TSSOP)

Atmel

9. Part Markings

		8-lead TSSOP			
	8-lead SOIC				
	ATMELY 93C86A SQ%%	AT # # #	of assembly and		
	Note 1: • designates pin 1 Note 2: Package drawings are not to scale	,			
Catalog Number Trunca	ation	Truncation Code ###: 86A			
	ation	Truncation Code ###: 86A	Voltages		
AT93C86A Date Codes Y = Year	M = Month	WW = Work Week of Assembly	% = Minii	mum Voltage	
AT93C86A Date Codes	I				
AT93C86A Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020	M = Month A: January B: February L: December	WW = Work Week of Assembly 02: Week 2 04: Week 4 	% = Minir 3 or 27: 2.7V		
AT93C86A Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2021	M = Month A: January B: February L: December Lot N	WW = Work Week of Assembly 02: Week 2 04: Week 4 52: Week 52	% = Minin 3 or 27: 2.7V Grade/Lead F	' min	
AT93C86A Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2021 Country of Assembly	M = Month A: January B: February L: December Lot N	WW = Work Week of Assembly 02: Week 2 04: Week 4 52: Week 52 umber	% = Minin 3 or 27: 2.7V Grade/Lead F	′ min Finish Material ve /Matte Tin/SnAgC	
AT93C86A Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2021 Country of Assembly @ = Country of Assemble	M = Month A: January B: February L: December Lot N AAA	WW = Work Week of Assembly 02: Week 2 04: Week 4 52: Week 52 umber .A = Atmel Wafer Lot Number	% = Minin 3 or 27: 2.7V Grade/Lead F Q: Automotiv	^r inish Material ve /Matte Tin/SnAgC ation el	2u
AT93C86A Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2021 Country of Assembly @ = Country of Assembly Trace Code XX = Trace Code (Atmel	M = Month A: January B: February L: December Lot N AAA	WW = Work Week of Assembly 02: Week 2 04: Week 4 52: Week 52 umber .A = Atmel Wafer Lot Number	% = Minin 3 or 27: 2.7V Grade/Lead F Q: Automotiv Atmel Trunca AT: Atme ATM: Atme	r min Finish Material ve /Matte Tin/SnAgC tition el el el	
AT93C86A Date Codes Y = Year 4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2021 Country of Assembly @ = Country of Assembly Trace Code XX = Trace Code (Atmel	M = Month A: January B: February L: December Lot N AAA	WW = Work Week of Assembly 02: Week 2 04: Week 4 52: Week 52 umber .A = Atmel Wafer Lot Number	% = Minin 3 or 27: 2.7V Grade/Lead F Q: Automotiv Atmel Trunca AT: Atme ATM: Atme	r min Finish Material ve /Matte Tin/SnAgC tition el el el	

10. Packaging Information

10.1 8S1 — 8-lead JEDEC SOIC





10.2 8X — 8-lead TSSOP



11. Revision History

Doc. Rev.	Date	Comments
5096H	01/2017	Added Bulk (Tube) Shipping Carrier Option Changed Standard Quantity Tape and Reel Option to "T" Updated Atmel Ordering Code Information Table
5096G	02/2016	Updated 8S1 package drawing and ordering information layout. Added the section, "Power Recommendation".
5096F	10/2014	Updated packages 8S1 and 8A2 to 8X, template, Atmel logos, and disclaimer page. No change in functional specification.
5096E	01/2008	Moved to new template. Replaced Table 5 with correct version.
5096D	02/2007	Removed PDIP package offering. Removed Pb'd part numbers.
5096C	09/2006	Revision history implemented; Removed 'Preliminary' status from datasheet.



Atmel Enabling Unlimited Possibilities[®]



Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USAT: (+1)(408) 441.0311F: (+1)(408) 436.4200 | www.atmel.com

© 2017 Atmel Corporation. / Rev.: Atmel-5096H-SEEPROM-AT93C86A-Automotive-Datasheet_012017.

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.